Good Code, Bad Code - Tom Long
View more
Good Code, Bad Code - Tom Long
Philosophical Reflections on Physical Strength: Does a Strong Mind Need a Strong Body?
View more
Philosophical Reflections on Physical Strength: Does a Strong Mind Need a Strong Body?
Active Directory Disaster Recovery - Florian Rommel
View more
Active Directory Disaster Recovery - Florian Rommel
Exercise prescription : physiological foundations : a guide for health, sport and exercise professionals
View more
Exercise prescription : physiological foundations : a guide for health, sport and exercise professionals
iOS Development Using MonoTouch Cookbook - Dimitris Tavlikos
View more
iOS Development Using MonoTouch Cookbook - Dimitris Tavlikos
Agile Software Engineering with Visual Studio - Sam Guckenheimer and Neno Loje
View more
Agile Software Engineering with Visual Studio - Sam Guckenheimer and Neno Loje
Cloud Architecture Patterns - Bill Wilder
View more
Cloud Architecture Patterns - Bill Wilder
Metasploit渗透测试魔鬼训练营
View more
Metasploit渗透测试魔鬼训练营
Flowers for Algernon
View more
Flowers for Algernon
Machine Learning by Tutorials - Matthijs Hollemans, Chris LaPollo and Audrey Tam
View more
Machine Learning by Tutorials - Matthijs Hollemans, Chris LaPollo and Audrey Tam
Hands-On Machine Learning with Scikit-Learn, Keras, and TensorFlow 3nd Edition - Aurélien Géron
View more
Hands-On Machine Learning with Scikit-Learn, Keras, and TensorFlow 3nd Edition - Aurélien Géron
Byrons Bulldog: The Letters of John Cam Hobhouse to Lord Byron
View more
Byrons Bulldog: The Letters of John Cam Hobhouse to Lord Byron
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
View more
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
Metasploit Penetration Testing Cookbook 2nd Edition - Monika Agarwal and Abhinav Singh
View more
Metasploit Penetration Testing Cookbook 2nd Edition - Monika Agarwal and Abhinav Singh
Managing Infrastructure with Puppet - James Loope
View more
Managing Infrastructure with Puppet - James Loope
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
View more
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis