所有图书
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
View more
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
System Verilog验证 测试平台编写指南（第二版）
View more
System Verilog验证 测试平台编写指南（第二版）
System Verilog For Design
View more
System Verilog For Design
verilog 数字系统设计教程 第3版
View more
verilog 数字系统设计教程 第3版
Verilog for behavioral modeling
View more
Verilog for behavioral modeling
Sunsoft Press Verilog HDL A Guide to Digital Design and Synthesis
View more
Sunsoft Press Verilog HDL A Guide to Digital Design and Synthesis
EDA技术实用教程——Verilog HDL版（第六版）
View more
EDA技术实用教程——Verilog HDL版（第六版）
Deepak Kumar Tala Verilog Tutorial (2003)(en)(123s)
View more
Deepak Kumar Tala Verilog Tutorial (2003)(en)(123s)
数字逻辑基础与Verilog设计 原书第3版
View more
数字逻辑基础与Verilog设计 原书第3版
Hdl Chip Design: A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog
View more
Hdl Chip Design: A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog
IEEE Std 1364-2001: Verilog Hardware Description Language
View more
IEEE Std 1364-2001: Verilog Hardware Description Language
Verilog® Quicstart: A Practical Guide to Simulation and Synthesis in Verilog
View more
Verilog® Quicstart: A Practical Guide to Simulation and Synthesis in Verilog
FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version
View more
FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog
View more
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog
EDA 技术实用教程 VERILOG HDL 版
View more
EDA 技术实用教程 VERILOG HDL 版
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
View more
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
Verilog HDL: a guide to digital design and synthesis
View more
Verilog HDL: a guide to digital design and synthesis
Smith VHDL & Verilog Compared & Contrasted - Plus Modeled Example Written in VHDL, Verilog and C
View more
Smith VHDL & Verilog Compared & Contrasted - Plus Modeled Example Written in VHDL, Verilog and C