Appropriate for both students and practicing engineers, this book outlines the syntax of the Verilog hardware description language for designing application-specific integrated circuit (ASIC) chips, and describes the common practices and coding style used when coding for synthesis. The second half of the book applies Verilog coding to the design of a programmable timer and a programmable logic block for peripheral interface. Topics include comments, Verilog data types, primitives, clock generation, Verilog operators, and the state machine.

如果您对该资源产生疑虑，欢迎您 点击此处 举报不良内容。 希望我们能共建一个文明社区！感谢您的合作与支持！